Parameterized Mux (one hot) and (priority coded) System Verilog (Synthesizable)

Hi I am looking for RTL SV code for a parameterized mux which takes in input size and select line size accordingly both for one-hot coded and priority coded and it should be synthesizable.

Ingeniería eléctrica Electrónica Ingeniería FPGA Verilog / VHDL

Nº del proyecto: #18660194

Sobre el proyecto