Fpgatrabajos

Necesito un profesor para la enseñanza de un curso, en idioma español: 1. Nombre del Curso: "Desarrollo de Aplicaciones con Metodología de Diseño de Hardware y Software en FPGA" 2. Temario: • Configuración y operación de protocolos de comunicación serie (SPI-UART-I2C, etc.) • Definición e implementación de bloque de memoria FIFO. • Creación de la interface de acceso por DMA al bloque de memoria DDR • Interfaz (IP core) para el módulo ADC (convertidor). • Metodología para el uso de bibliotecas de fabricantes de periféricos. (Bluetooth, WiFi) 3. Duración total del curso: 15 horas cronologicas distribuidas durante 2 semanas 4. Modalidad del dictado...

As part of this project, I need assistance in performing the following tasks: - Writing VHDL code - Designing FPGA circuits, specifically for Xilinx FPGA The goal is to achieve PWM via VHDL and PS to PL UART communication in the FPGA circuit design. It would be advantageous if you have a strong background in VHDL, FPGA circuit design and specific experience with Xilinx FPGA. Additionally, understanding of PWM and UART communication would be beneficial. Estoy buscando un ingeniero FPGAs y firmware para q haga un pequeño proyecto para hacerlo correr en una tarjeta de desarrollo Pynq-Z2 con el Sw Vivado. Se trata de implementar un PWM de valor de entrada variable, esto en VHDL para cargarlo en la PL de la Zynq. Se trataría de lo siguient...

Ingeniero programador dsp o fpga

Por favor, regístrate o inicia sesión para ver los detalles.

Implemente un sistema de ecualización en tiempo real de tres bandas (bajos, medios y altos) en el FPGA de xilixn. Desarrolle los tres filtros necesarios para el ecualizador, los puede establecer en matlab o labview. Una vez definidos los coeficientes del filtro impleméntelos en el FPGA (a través de Matlab, Laview o Multisim). Se establece un bonus de 4 puntos para el grupo que lo implemente en código VHDL.

El objetivo general del presente proyecto consiste en la realización, verificación funcional y validación experimental de un microcontrolador sencillo basado en un subconjunto de la arquitectura del juego de instrucciones del RISC-V. El microcontrolador debe ser descrito en SystemVerilog de modo que sea sintetizable y pueda ser implementado en una FPGA Cyclone IV de Altera. Su validación experimental se realizará en el laboratorio mediante una aplicación sencilla propuesta por cada grupo que haga uso de los recursos hardware disponibles en el módulo de test. El proyecto abarca por tanto los aspectos de verificación funcional, descripción de hardware empleando SystemVerilog, implementación de un sistema digital int...

El objetivo general del presente proyecto consiste en la realización, verificación funcional y validación experimental de un microcontrolador sencillo basado en un subconjunto de la arquitectura del juego de instrucciones del RISC-V. El microcontrolador debe ser descrito en SystemVerilog de modo que sea sintetizable y pueda ser implementado en una FPGA Cyclone IV de Altera. Su validación experimental se realizará en el laboratorio mediante una aplicación sencilla propuesta por cada grupo que haga uso de los recursos hardware disponibles en el módulo de test. El proyecto abarca por tanto los aspectos de verificación funcional, descripción de hardware empleando SystemVerilog, implementación de un sistema digital int...

Diseñar un procesador que configure el SPI con el módulo nrf24l01, y luego mandar mensajes en radio frecuencia entre dos módulos nrf24l01

Diseñar un procesador que configure el SPI con el módulo nrf24l01, y luego mandar mensajes en radio frecuencia entre dos módulos nrf24l01

Hi Cristhian Leonardo V.,tenras la capacidad para desarrollar un software que pueda correr los equipos bikal de minado que son tarjetas fpga o en su defecto desarrollar una tarjeta fpga que pueda correr algoritmo cryptonitgh v7

Linux C o C++ Desarrollo de aplicaciones para tarjetas de desarrollo con fpga o procesadores c2000

Desarrollo de Aplicación LabView en tiempo real sobre FPGA e interfaz en Host.

Otra o no estoy seguro Otra o no estoy seguro Necesito establecer comunicación tre la fpga y el pc por medio el puerto serial usando protocolo uart, se enviarán datos numéricos dichos datos se ingresan a la fpga por medio de los switc que trae la fpga estos p números sean enviados a la pc y también mostrados en él lid 7 segmentos que tiene la Board. Se usará una nexys 3 . El desarrollador debe entregar los archivos correspondientes al proyecto. Make file ucf y .v necesarios para que funcione además de una breve explicación que puede ser virtual

necesito transmitir datos numericos entre la fpga nexys 3 y el pc, usando protocolo uart por medio del puerto serial uart, comunicacion asincrona, el proyecto requiere que se lea un numero en binario tomado desde los switchs que trae la tarjeta y muestre el valor ingresado en formato decimal en el lcd 7 segmentos, adicional a eso que esta información sea transmitida via puerto uart al computador. los entregarles son el codigo hecho en verilog,( make file, archivos.v ) ademas de brindar una breve explicacion del trabajo realizado. hay un plazo de 15 dias.

Necesito para nuestro equipo de 15 ingenieros incorporar dos nuevos ingenieros con ilusión, cierta experiencia y conocimientos en VHDL/Verilog y microprocesadores. Es trabajo a tiempo completo y con estabilidad (2 años). Ubicación: Sevilla y Albacete. Uno en cada sitio.

Estamos en la búsqueda de Electrónicos con experiencia, incorporación inmediata en el desarrollo de proyectos con conocimientos en: • Sistemas embebidos • FPGA´s • Telecomunicaciones • Mecatrónica • Instrumentación y control • Diseño Electrónico y manufactura • Optoelectrónica • PLC´s<br />• Robótica • Control Avanzado • Conocimientos en Telefonía celular (Hardware y Software) • Metrología • Manejo y programación de Microcontroladores • Manejo y programación de dispositivos no tripulados. • Neumática, Hidráulica • Microelectrónica, Nanotecnología • Electro Neum&aac...

Por favor vea archivo adjunto: El programa es para el dia viernes:

My current FPGA project need expert.

I’m building an industrial control system that brings an ARM Cortex-M microcontroller together with a Xilinx FPGA and a companion DSP on a compact, high-reliability multilayer board. The design calls for careful layer stack-up, controlled-impedance routing for high-speed buses between the MCU, FPGA and memory, as well as robust isolation and filtering for noisy factory environments. I already have a block diagram and rough pin assignments; what I need now is a complete hardware package that takes the concept all the way to production-ready files. — 6- to 10-layer schematic and PCB layout, including power architecture, differential pairs and test-point strategy — Verified design rules for 4 mil traces / 8 mil vias (or tighter if you can justify it) &mda...

I need new DMA firmware developed for an FPGA. Requirements: - Expertise in FPGA development - Experience with DMA and firmware design - Proficiency in relevant programming languages (like VHDL or Verilog) Ideal Skills: - FPGA architecture knowledge - Strong debugging and problem-solving skills - Previous DMA firmware projects experience No strict deadline for completion. Looking for quality work.

...and turning it into a rugged, handheld instrument that works reliably on Platinum, Silver, Nickel, and brass samples. The core tasks include designing the full analog front-end (pulser/receiver, low-noise pre-amp, gain control, anti-alias filters), selecting and driving the piezo transducers, and implementing a precise time-of-flight algorithm in an embedded platform. I am open to ARM, DSP, or FPGA solutions as long as we can achieve micro-second timing resolution and keep power draw low enough for a battery-powered unit. On the digital side I will need firmware that triggers the pulse, captures echoes through a high-speed ADC, processes the signal (envelope detection, filtering, thresholding), and converts flight time to velocity with temperature compensation. A simple menu-...

I am working ...of Exanic-based pipelines—whether through driver parameters, FPGA firmware tweaks, user-space memory mapping, or smarter batching in the exasock code path—I would like your help. What I can provide • Source snippets and current build flags • Access to a staging server equipped with the same NIC and an OLTP test harness • Benchmarks collected with hardware time-stamps for every stage above What I need in return • A tuned configuration or code patch set that demonstrably lowers latency (before/after numbers captured with the card’s on-board clock) • A short write-up of the adjustments so I can reproduce the result in production If you have a proven track record lowering packet-send latency on Exanic or similar...

Job Description: VLSI Design Trainer / Technical Instructor About the Role We are looking for an experienced VLSI Design Trainer from Vietnam to men...years in VLSI physical design, RTL design, or verification Industry background Worked in semiconductor / EDA / chip design company preferred Teaching experience Prior training or mentoring experience is a strong plus Tools familiarity OpenROAD + Yosys (mandatory); Cadence/Synopsys (preferred) Good to Have (Bonus Skills) • Experience with Efabless / Google Open MPW shuttle tapeout • Familiarity with FPGA flows (Vivado / Quartus) • Knowledge of low-power design techniques (multi-Vt, clock gating, power gating) • Exposure to formal verification tools (SymbiYosys, JasperGold) • Prior experience handling batch size...

...high-accuracy data conversion. The job is to design the entire ADC/DAC front-end, marrying the sensitive analog path with the supporting digital logic so the output is ready to drop straight onto my main PCB. What I need from you • A complete schematic showing the analog input stage, the chosen ADC and DAC devices, reference circuitry, clocking, and the glue logic that links everything to an MCU or FPGA header. • Component selection with justification, balancing performance, availability, and cost. • Simulations that verify noise, linearity, and timing (SPICE, LTspice, or similar). • A clean, well-annotated PCB layout file (Altium, KiCad, or Eagle—your choice, just tell me up front) plus Gerbers ready for fabrication. • A BOM with manufac...

I'm seeking a skilled developer to create fully emulated firmware for a DMA card. The firmware must be compatible with Windows and able to emulate certain functionalities, specifically: - Network protocols - Peripheral device interactions Additionally, the firmware should support and be compatible with various anti-cheat systems, including: 1 EAC (Easy Anti-Cheat) 2 BE (BattlEye) 3 FACEIT Anti-Cheat (Highest level of Anti Cheat, presently) With Full BAR support For this project I am assuming you possess experience in firmware development, a deep understanding of DMA card functionalities, and familiarity with the specified anti-cheat systems.

...`` plus the known current state (PowerCell1 routed, open blockers). For exact numbers, see the MCP option at the end. ## Status by phase (effort-weighted) | Phase | Session | Budget (h) | Est. done | Remaining | |---|---|---|---|---| | Hierarchical schematic | 1 | 2-3 | ✅ ~100% | — | | Power Input | 2 | 1-2 | ✅ ~100% | — | | PowerCell sheet | 3 | 2-3 | ✅ ~95% | (topology verification) | | FPGA Core | 4 | 3-4 | ⚠️ ~30% | U402 real pinout/symbol | | MCU Core | 5 | 1-2 | ⚠️ ~50% | U501 full-pin symbol | | ADC + others | 6 | 2 | ⚠️ ~50% | U601/U602 symbols | | ERC + Annotation | 7 | 1 | ⚠️ ~40% | PWR_GOOD error, J702/J703 short | | Footprint assignment | 8 | 1-2 | ✅ ~90% | — | | Netlist + open PCB | 9 | 0.5 | ✅ 100% | — | | **PCB Layout** | 10 | **16-24** | ...

I am working on a Zynq-based project and need the programmable logic side coded to handle the embedded system control tasks that my ARM cores alone cannot meet. The goal is to off-load time-critical control loops and deterministic signal routing into the FPGA fabric so the whole design stays responsive under load. You can use Xilinx Vivado (and Vitis if you prefer to wrap software hooks) as the toolchain. I will provide the current block diagram, timing requirements, and my existing software drivers; you return synthesizable HDL, a brief test-bench that shows the control logic reacting to inputs, and the bitstream I can drop straight into my project. Clear documentation of I/O pin assignments and register maps will make integration painless. If you have already built control logic...

Create zynq FPGA carrier board based from alinx SOM. I make the deadline long because it will include design supporr

...government or enterprise buyers. The list should include contact details, company fit, strategic relevance, and suggested approach. 3. Technical feasibility review Review the SDNS concept from a hardware and networking perspective, including FPGA prototyping, ASIC feasibility, optical transceiver integration, deterministic low-latency routing, secure network-card design, and potential deployment inside AI data center environments. 4. Prototype and engineering roadmap Prepare a practical roadmap for moving from concept to prototype: PCB design, FPGA implementation, optical I/O integration, firmware/security logic, lab testing, latency benchmarking, and later ASIC migration if technically justified. 5. Outreach and introduction strategy Create professional outreach messag...

For a Spanish speaker in Barcelona! I am bringing together a compact laser platform and an FPGA-based control board here in Barcelona, and I need an engineer who can sit beside the hardware, plug in the scopes and power rails, and push the overall performance to its limit. The work is squarely at the crossroads of optics and digital electronics: you will be aligning the laser path with a set of optical sensors, tightening the signal chain that feeds the onboard FPGA signal processors, and making sure the power supplies deliver exactly what the photonics and the logic fabric demand—no more, no less. What I expect you to drive: • Physical and electrical integration of the laser module with the FPGA board • Low-noise routing between optical sensors ...

Hi I will share the details with the shortlisted candidates. Thanks

...layout but without traces connecting them, also some parts are not correct in PCB, specifically the FPGA has to be changed to another model/part. I would like to have also the complete pcb layout generated but I want to keep the cost for now really low so I can accept just the schematic work. If someone though wants to bid for both schematic and layout then I could consider if the bid suits my budget. Either way as a next stage it will be another project that will cover schematic changes, PCB generation (or finalization if someone did it already), BOM generation and all actions to be ready for manufacture. Please specify in your bid if it is for schematic only or for layout too. The schematic has FPGA/ADC/DAC/CODEC/CLOCK/POWER/etc spread in 12 pages now in .pdf and it shou...

Overview This document specifies the requirements for a GPS L1 C/A signal tracking engine implemented in VHDL on a Xilinx Zynq-7000 FPGA. The tracking engine receives pre-recorded baseband I/Q samples from a Pocket SDR front-end (MAX2771 in zero-IF mode), streamed from a host PC through the Zynq PS into the PL via AXI DMA. It performs carrier tracking (Costas loop), code tracking (delay lock loop), and correlation to produce the measurements needed for position computation. The PC captures sample data and performs acquisition. The Zynq PS relays data and configuration to the PL, which handles the tracking. The PL outputs are then read by the PS, sent back to the PC via ETH, and verified against a Python tracking implementation. Xilinx vendor IP cores may be used where they simplify...

Description: Creation of the initial written documentation describing the proposed debugging workflow, recommended setup sequence, and safety considerations for working with the DSP/FPGA platform. Deliverable: Written setup/documentation guide with recommended workflow notes Acceptance Criteria: Client receives the written documentation package in readable digital format.

I need an FPGA implementation for optimizing the Ising model using simulated annealing. The goal is to obtain the energy state configuration. Key Requirements: - FPGA programming expertise - Proficiency in simulated annealing - Strong background in Ising model and optimization techniques Deliverables: - Optimized energy state configuration - Documentation of the implementation process Ideal Skills: - FPGA design and development - Algorithm optimization - Experience with simulated annealing

I need an FPGA developer to complete an existing SPI slave system on an iCE40 4k HX. The RTL is mostly written and passes individual testbenches. The work is integration, cleanup, adding ECC/CRC, synthesis, and hardware testing. **What exists:** - SPI Mode 0 slave command processor (Verilog) - Downstream IP with dual-port BRAM and status registers - PWM logic-word consumer (VAK_SSE) - Individual module testbenches (Icarus Verilog) **What needs to be done:** 1. Design review — document the current system, identify all issues 2. Bug fixes — resolve known issues, clean up code 3. Add parameterized ECC (Hamming/Hsiao for 16/24/32-bit words) and CRCn (11/18/26-bit) 4. Write an integration testbench covering the full path (SPI → BRAM → PWM) 5. Synthesize for iCE40 ...

...spreadsheet of qualified startup leads, including decision-maker contact details, short project context and confirmation they are open to an intro call • Weekly progress summary highlighting outreach channels used and response rates • Warm introduction or meeting scheduled for every accepted lead Acceptance criteria • Leads must be genuine startups (seed to Series C) developing ASIC, SoC or FPGA products • Each lead expresses a current functional verification pain point and interest in external support • Contact information is current, direct and non-generic If you have a proven track record generating leads for technical services or selling into the semiconductor design space, let’s talk about timelines and how many introductions yo...

...parameterisable depth, and a simple hazard-free write-back mechanism • Instruction Decoder that converts the Alpha binary format into the internal control signal set expected by the software controller Multiplexer and control unit I’m happy for you to implement the blocks in Verilog, VHDL, or SystemVerilog—choose whichever fits your workflow—as long as the modules synthesize cleanly in a mainstream FPGA toolchain and come with a self-checking testbench. Deliverables will be: 1. Source code for each module, clearly commented 2. A top-level wrapper that shows how the software control path interacts with the datapath signals 3. Testbenches (plus scripts) that demonstrate correct operation over a representative instruction mix 4. A brief README expla...

Project Goal We are looking for an experienced FPGA/SoC engineer to guide and mentor a university-level engineering project focused on developing a reusable SoC/FPGA validation framework for controller IP cores generated from MATLAB/Simulink using HDL Workflow Advisor. The initial case study is a PID controller implemented on a Xilinx SoC FPGA platform using MATLAB/Simulink, HDL Coder, and Vivado. Scope of Work The freelancer will guide the student in: • Designing and validating controller algorithms in MATLAB/Simulink • Generating HDL and packaging custom IP cores using HDL Workflow Advisor • Creating a custom Vivado reference design instead of using the default HDL Workflow Advisor design • Integrating the controller IP with: * Zynq Processi...

Conference paper in IEEE format for the topic FPGA implementation of Music Algorithm for DOA estimation. I have completed the project and have results

FPGA-Based Real-Time Laser Plasma Volumetric Display Controller Overview: I'm building a volumetric holographic display system using laser-excited plasma. The core challenge is a real-time FPGA controller that synchronizes laser pulses, galvanometer mirrors, and sensor feedback with sub-10 microsecond latency. Think Tony Stark holograms — that's the end goal. What I need built: A Verilog module that controls laser pulse timing, reads x/y/z sensor coordinates, calculates next plasma position, and drives galvo mirror signals — all within a tight real-time feedback loop. Simulation in Xilinx Vivado first, then synthesis onto FPGA hardware. You need to know: Verilog / VHDL FPGA development (Xilinx preferred) Real-time control systems Basic un...

FPGA-Based Real-Time Laser Plasma Volumetric Display Controller Overview: I'm building a volumetric holographic display system using laser-excited plasma. The core challenge is a real-time FPGA controller that synchronizes laser pulses, galvanometer mirrors, and sensor feedback with sub-10 microsecond latency. Think Tony Stark holograms — that's the end goal. What I need built: A Verilog module that controls laser pulse timing, reads x/y/z sensor coordinates, calculates next plasma position, and drives galvo mirror signals — all within a tight real-time feedback loop. Simulation in Xilinx Vivado first, then synthesis onto FPGA hardware. You need to know: Verilog / VHDL FPGA development (Xilinx preferred) Real-time control systems Basic un...

I’m working on an FPGA-based power-electronics design that performs direct AC-to-AC conversion, and I’d like an experienced set of eyes on the project. Rather than a full redesign, I need targeted, practical suggestions that will help refine the existing architecture, tighten the control loops, and ensure the hardware description (VHDL/Verilog) and gate-level timing are truly aligned with the switching requirements of high-frequency power conversion. Here’s what I’m looking for: • A concise design review of the current top-level schematic, clocking scheme, and PWM generation logic. • Specific, actionable recommendations for improving efficiency, reducing switching losses, and safeguarding against common AC-to-AC pitfalls such as commutation ov...

...board integrating: * Multi-rail power management * Digital control system * High-voltage generation architecture (conceptual + control side) * Touchscreen UI interface * Precision timing and current control For HV use different board DIODE & Capacitor multiplier until 100 KV stages The system will be controlled via a microcontroller (STM32H743VIT6 + ADC eksternal ADS127L11 / AD7768 / ADS131M08 or FPGA ARTIX 7, there is analog from Photo Multiplier Tube , amplified with low noise and then to noise pass filter then integer before to high speed adc minimum 16 bit ) and all graphic connected to a Windows 11-based mini computer for UI processing. Your task only give rawa output from microcontroller related voltage, current and exposure time precision. Otherwise windows software...

Our existing design was written ...builds under Vivado, and I can provide constraint files, limited board documentation, and schematics for the new module. You will analyse the differences, update pin-outs, clocks, memory interfaces, and any IP parameters affected by the hardware change, then verify the design through simulation and an on-board test build. Deliverables • Updated project repository compiling for the new ENCLUSTRA FPGA • Revised constraint files and any modified HDL or IP configuration • A brief migration report describing what changed, why, and how to reproduce the build When you send your proposal, please outline your migration plan, tool versions you intend to use, estimated milestones, and any prior work that proves you have handled sim...

This task is for generating a KiCad v10.0 schematic from a given PDF. And if someone wants to also generate the pcb layout for it is welcome but the budget is very tight. There is an unfinished KiCad project that has the...pcb layout but without traces connecting them. I would like to have also the complete pcb layout generated but I want to keep the cost for now really low so I can accept just the schematic work. If someone though wants to bid for both schematic and layout then I could consider if the bid suits my budget. Please specify in your bid if it is for schematic only or for layout too. The schematic has FPGA/ADC/DAC/CODEC/CLOCK/POWER/etc spread in 12 pages, whoever wants to see more information so to bid, just ask and I'll direct you to the unfinished project and the...

I need an engineer who can take my functional requirements and turn them into clean, synthesizable SystemVerilog that runs on the DE-10 FPGA kit. The work covers the full RTL flow—coding the logic, building self-checking test-benches, running ModelSim simulations, and closing on timing before hand-off. You are free to follow your own coding style so long as the code is readable, well-commented, and synthesizes without warnings. The critical point is that every module is fully verified: all corner cases exercised, assertions in place, coverage collected, and a concise report delivered alongside waveform evidence. I’m based in Ho Chi Minh City and would strongly prefer someone who can meet on-site when needed to review schematics, probe the board, and iterate quickly...

I’m refining a set of custom boards that combine an FPGA-based signal generator with several ESP32 modules. The immediate gap is in analog and digital circuit design: I need a fresh set of eyes to review, debug, and improve the front-end and conditioning stages so our multi-channel waveforms stay clean from kHz up into the low-MHz range. You will also find yourself touching the programmable logic; I use both VHDL and Verilog, so fluency in either (or ideally both) is welcome when tweaks to the signal-generation core are required. On the microcontroller side each ESP32 handles data processing, manages communication protocols, and drives attached peripherals, all written in C/C++. Expect to dive into that firmware whenever hardware changes ripple upward. Key objectives &...

...PCIe endpoint (e.g., a Wi-Fi adapter). The card provides transparent passthrough of the endpoint device to the host system, while embedding an FPGA-based DMA engine capable of bus mastering, memory injection, and packet manipulation. Control of the DMA engine is performed via the PCILeech software suite, enabling flexible direct memory access operations. Functional Blocks 1. PCIe Passthrough Bridge • Provides a transparent PCIe x1 interconnect between the host computer and the attached endpoint device. • Maintains compliance with the PCIe protocol to ensure the endpoint is enumerated by the host as if connected directly. 2. FPGA Subsystem (AMD/Xilinx FPGA) • Implements custom PCIe cores for bus mastering and DMA transfers. • Supports injection of...

...PCIe endpoint (e.g., a Wi-Fi adapter). The card provides transparent passthrough of the endpoint device to the host system, while embedding an FPGA-based DMA engine capable of bus mastering, memory injection, and packet manipulation. Control of the DMA engine is performed via the PCILeech software suite, enabling flexible direct memory access operations. Functional Blocks 1. PCIe Passthrough Bridge • Provides a transparent PCIe x1 interconnect between the host computer and the attached endpoint device. • Maintains compliance with the PCIe protocol to ensure the endpoint is enumerated by the host as if connected directly. 2. FPGA Subsystem (AMD/Xilinx FPGA) • Implements custom PCIe cores for bus mastering and DMA transfers. • Supports injection of...